



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/874,894	06/05/2001	William Jones	303.764US1	3744
21186	7590 01/29/2004		EXAMINER	
SCHWEGM	IAN, LUNDBERG, W	LE, THONG QUOC		
P.O. BOX 29 MINNEAPO	38 LIS, MN 55402	·	ART UNIT	PAPER NUMBER
			2818	

DATE MAILED: 01/29/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

• •						
	Application No.	Applicant(s)				
	09/874,894	JONES ET AL.				
Office Action Summary	Examiner	Art Unit				
	Thong Q. Le	2818				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status						
1) Responsive to communication(s) filed on	<u>_</u> .					
2a) ☐ This action is FINAL . 2b) ☐ This	action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
 4) Claim(s) 1-29 and 42-53 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1-29 and 42-53 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement. 						
Application Papers						
9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. §§ 119 and 120						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 13) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78. a) The translation of the foreign language provisional application has been received. 14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.						
Attachment(s)	,, □ , , , , -					
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informal P	(PTO-413) Paper No(s) atent Application (PTO-152)				

Application/Control Number: 09/874,894

Art Unit: 2818

DETAILED ACTION

1. Claims 1-29, 42-53 are presented for examination.

Information Disclosure Statement

- This office acknowledges receipt of the following items from the Applicant:
 Information Disclosure Statement (IDS) filed on September 12, 2003.
- 3. Information disclosed and list on PTO 1449 was considered.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 5. Claims 1-29, 42-53 are rejected under 35 U.S.C. 102(b) as being anticipated by Kobayashi et al. (U.S. Patent No. 5,675,274).

Regarding claims 1-29, 42-53, Kobayashi et al. discloses a memory device (Figure 1) comprising: a delay locked loop (DLL) (2) for generating an internal clock signal based on an external clock signal, the DLL keeping the external and internal clock signals synchronized by performing a synchronization operation, and a DLL controller (ABSTRACT) having a selector (Figure 1, 1) connected to the DLL for selectively activating a DLL control signal during a test mode of the memory device to prevent the DLL from performing the synchronization operation during the test mode (Column 4, lines 20-29), and a plurality of memory cells, and during the test mode, the

Application/Control Number: 09/874,894

Art Unit: 2818

memory cells are activated in preparation for subsequent access to the memory cells (abstract), and a phase detector (Figure 1, 2a) for comparing the external and internal clocks, and shift register, and a test mode select input for receiving a select signal during test mode (Figure 1, Ctest), and a test mode control signal (SE), and output connected to the DLL (Figure 1).

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

6. Claims 1-29, 42-53 are rejected under 35 U.S.C. 102(e) as being anticipated by Lee et al. (U.S. Patent No. 6,486,651).

Regarding claim 1, Lee et al. disclose a memory device (Figure 1) comprising: a delay locked loop (DLL) (200) for generating an internal clock signal based on an external clock signal, the DLL keeping the external and internal clock signals synchronized by performing a synchronization operation (Column 1, lines 20-41), and a DLL controller (204) having a selector (Figure 3, 40, 70) connected to the DLL for selectively activating a DLL control signal during a test mode of the memory device to

Art Unit: 2818

prevent the DLL from performing the synchronization operation during the test mode (Column 2, lines 35-65), and a plurality of memory cells (Column 1, lines 20-40), and during the test mode, the memory cells are activated in preparation for subsequent access to the memory cells (abstract), and a phase detector (Figure 3, 60) for comparing the external and internal clocks, and shift register (Figure 5, 10), and a test mode select input for receiving a select signal during test mode (Figure 1, S1, S2), and a test mode control signal (204), and output connected to the DLL (Figure 1, S1', S2').

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thong Q. Le whose telephone number is 571-272-1783. The examiner can normally be reached on 8:00am-5:00pm M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David C. Nelms can be reached on 571-272-1787. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-306-3329.

Thong Q. Le Primary Examiner

Art Unit 2818